your l1 data cache has an access latency of 1ns, and your l2 cache has an access latency of 10ns. assume that 90% of your l1 accesses are hits, and assume that 100% of your l2 accesses are hits. what is the average memory latency as seen by the processor core?